Performance Evaluation of Check Gate in Canal Using a Numerical Model : PART I : Float-Operated Constant Upstream Level Control Gate in Indirect Level Action
نویسندگان
چکیده
منابع مشابه
An RT-level fault model with high gate level correlation
With the advent of new the RT-level design and test flows, new tools are needed to migrate at the RT-level the activities of fault simulation, testability analysis, and test pattern generation. This paper focuses on fault simulation at the RT-level, and aims at exploiting the capabilities of VHDL simulators to compute faulty responses. The simulator was implemented as a prototypical tool, and e...
متن کاملHigh-level algorithms for the optimization of gate-level area in digit-serial multiple constant multiplications
The last two decades have seen tremendous effort on the development of high-level synthesis algorithms for efficient realization of the multiplication of a variable by a set of constants using only addition, subtraction, and shift operations. These algorithms generally target the minimization of the number of adders and subtractors, assuming that shifts are realized using only wires due to the ...
متن کاملGate-level Power Estimation Using Transition Analysis
This paper deals with the problem of estimating the power consumption of CMOS digital circuits, described at gate level. A method is proposed for computing an upper bound on the switching activity of the combinational part of a synchronous circuit. It is based on propagation of abstracted waveform sets, described down to the level of individual transitions. The view of a gate as a relation betw...
متن کاملRobot Learning Using Gate-Level Evolvable Hardware
Recently there has been a great interest in the design and study of evolvable and autonomous systems in order to control the behavior of physically embedded systems such as a mobile robot. This paper studies an evolutionary navigation system for a mobile robot using an evolvable hardware (EHW) approach. This approach is unique in that it combines learning and evolution, which was usually realiz...
متن کاملDelay-insensitive gate-level pipelining
Delay-Insensitive Gate-Level Pipelining S. C. Smith, R. F. DeMara, J. S. Yuan, M. Hagedorn, and D. Ferguson
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Rainwater Catchment Systems
سال: 2002
ISSN: 1343-8646,2186-6228
DOI: 10.7132/jrcsa.kj00003257929